• Follow us on Twitter
  • Join our Facebook Group
  • Join me on Google Plus
  • RSS
Welcome to the blog of Jos Huisken close

Blog of Jos

  • Home
  • De Duif
    • Bouwplannen
  • p-blog
  • Research
    • FSM synthesis and reliability
    • SDRAM Controler MyHDL
    • DE1-SoC
      • Debugging DE1-SoC sdcard image
      • Bitfile programming
      • Building kernel/rootfs and sdcard creation
      • Yocto trial
      • U-boot
    • C5-SoC
    • DE0-Nano-SoC
    • GNU Radio and Realtek USB receiver (assigned)
    • Error injection framework
    • Reliability of flip flops

About me

JosHuisken-20120115-350x450Short CV
Jos Huisken is a researcher in the domain of energy efficient VLSI design. After graduation from the University of Twente he joined Philips Research to work on digital signal processor design. He has been involved in architectural synthesis for digital signal processors, and applied these techniques for the first Digital Audio Broadcast (ETSI-DAB) ICs in the 1990s. Since then he has been driving low power VLSI-design from an architectural point of view.
After investigating turbo- and LDPC-decoders, and being involved in creating a spinoff company Silicon Hive from Philips on digital signal processing and compilation, he joined Holst Centre/imec in 2008 to work on ultra low power DSP for wireless sensor nodes, specifically for body area networks, with a strong focus on low-voltage and low-power circuit design. Joining RWTH Aachen in 2013 his research shifted to reliable VLSI design and Design for Error Resilience (DfER).  On January 2016 he joined TU/e to give courses on VLSI circuit design, carry out research in the field of EEG, ultrasound and baseband processing and to continue his research in Design for Error Resilience.

You can find information about me on a number of virtual places:

  • TU/e employee page
  • TU/e EE, Electronic Systems
  • LinkedIn
  • Google Scholar citations
  • Google+
  • ResearchGate
  • Facebook
  • TU/e home page

 

Recent Posts

  • Nvidia GTX-970 and cuda
  • Matlab accell
  • SoC-FPGA status
  • Schaatsnacht 2014
  • joel: root partition too small

Recent Comments

    Archives

    • August 2016
    • May 2016
    • December 2014
    • October 2014
    • September 2014
    • April 2014
    • November 2013
    • September 2013
    • February 2013
    • January 2013
    • June 2012
    • May 2012
    • February 2011

    Categories

    • People
    • Programming
    • Sport
    • Thuis netwerk
    • VLSI

    Meta

    • Log in
    • Entries RSS
    • Comments RSS
    • WordPress.org

    Interesting links

    Besides are some interesting links for you! Enjoy your stay :)

    Pages

    • About me
    • Bitfile programming
    • Bouwplannen
    • Building kernel/rootfs and sdcard creation
    • C5-SoC
    • De Duif
    • DE0-Nano-SoC
    • DE1-SoC
    • Debugging DE1-SoC sdcard image
    • FSM synthesis and reliability
    • p-blog
    • SDRAM Controler MyHDL
    • U-boot
    • Yocto trial
    • Error injection framework
    • GNU Radio and Realtek USB receiver (assigned)
    • Reliability of flip flops
    • Research

    Categories

    • People
    • Programming
    • Sport
    • Thuis netwerk
    • VLSI

    Archive

    • August 2016
    • May 2016
    • December 2014
    • October 2014
    • September 2014
    • April 2014
    • November 2013
    • September 2013
    • February 2013
    • January 2013
    • June 2012
    • May 2012
    • February 2011
    © Copyright - Blog of Jos - Wordpress Theme by Kriesi.at